

Q1) (8 Points)

For the ECL circuit shown in Fig. 1 if  $\beta = 50$ ,  $V_{BE} = 0.6 \text{ V}$  and  $V_{Ref} = 1.0 \text{ V}$ . Find

- The low and high input voltages.
- When  $A = \text{High}$  and  $B = \text{Low}$ , find the current passing through  $R_{C1}$ .
- Find  $R_{C1}$ .
- When  $A = \text{Low}$  and  $B = \text{Low}$ , find collector voltage of  $Q_2$ .
- Modify the circuit to build an OR gate.




Fig. 1

Q2) (8 Points)

For the circuit shown in Fig. 2, if  $V_T = 0.8 \text{ V}$ ,  $K_1 = K_2 = 10^{-3} \text{ A/V}^2$ , and  $K_L = 1.5 \times 10^{-4} \text{ A/V}^2$ .

- When  $A = 0 \text{ V}$  and  $B = 0 \text{ V}$ , find the output voltage ( $V_{out}$ ).
- $\Rightarrow$   $A = \text{High}$  and  $B = \text{Low}$ , find  $V_{out}$ .
- $\Rightarrow$   $A = \text{High}$  and  $B = \text{High}$ , find  $V_{out}$ .
- Modify the circuit to build a NAND gate using CMOS.




Fig. 2

Q3) (9 points)

For the circuit shown in Fig. 3 if  $\beta = 50$  and

- Plot  $V_{B2}(t)$ ,  $V_{C2}(t)$  and  $V_{C1}(t)$  and with the help of these figures explain the operation of the circuit.
- Find  $R_x$  and  $R_c$  which produces an output pulse having a pulse width of  $0.22 \text{ ms}$ . Assume that the min. period for the trigger is  $0.3 \text{ ms}$ .
- Find the pulse amplitude ( $V_{out}$ ) in volt.




Fig. 3